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I. INTRODUCTION
The two most common multilevel inverter topologies are diode-clamped or neutral-point-clamped (NPC) inverters and cascaded inverters, as shown in Figs. 1 and 2. There are basically three PWM schemes for controlling multilevel inverters: carrier-based PWM, space vector PWM, and selective harmonics elimination (SHE) PWM [1] [2] . Space vector modulation (SVPWM) has become one of the most popular PWM techniques for power converters. The simple PWM algorithm, its suitability for digital implementation, and the high performance of SVPWM for two-level inverters have drawn a significant amount of attention from many researchers. However, the advantages of multilevel inverters have been little explored to date. If the number of levels in a multilevel inverter is high, determining the switching states and calculating the dwelling times can be much more tedious than for a two-level inverter. While determining the location of the reference vector and the related pivot vectors in SVPWM methods is difficult, PWM implementation can be easily achieved using the carrier-based PWM (CPWM) method. When using this method, the inverter leg voltage is computed as the sum of the active voltage (the fundamental voltage) and the common-mode voltage. The availability of common-mode control in the leg voltage provides a high degree of flexibility when using the carrier-based PWM technique.
The common-mode voltages generated as a result of PWM switching are observed on the motor windings and are capacitive coupled to the motor shaft, leading to bearing currents [3] . The effect of the common-mode voltage on the bearing current of an AC motor is a reduction in the life expectancy of the motor [4] . In a multilevel inverter, there are a number of switching states for achieving ZCM voltage (Fig.  3) . For partial elimination of the CMV in PWM methods, the output voltage can be obtained by using the discontinuous PWM technique with a reduced-average common-mode voltage [5] - [9] . Researchers have also tried to achieve complete common-mode elimination in PWM methods [6] , [10] , [11] . These approaches require double commutations, which leads to increased switching loss. In the carrier-based approach [10] , [11] , using two modulating signals per phase caused twelve commutations per triangular carrier wave. A similar switching loss situation was found in research by P.C. Loh et al. [6] .
This paper proposes a single-state PWM method with a ZCM voltage that produces only one zero CMV switching state during a switching state sequence.
Assumption: All voltage levels are described in units.
For the 3-level inverter shown in Fig. 1 
II. CHARACTERISTICS OF THE PROPOSED SINGLE-STATE PWM METHOD FOR ELIMINATING COMMON MODE VOLTAGE
where m v is the amplitude and θ is the phase angle.
The offset for the reduced CMV PWM method is defined for the zero average value of the common mode voltage as follows, with n being the number of levels:
2) Two-step algorithm to attain the output switching state: The output switching state of the proposed method is not obtained directly. It is deduced from the resulting switching state sequence of the conventional reduced CMV PD PWM method defined by (4) . As a result, it selects the only switching state with zero CMV. From that consideration, the output voltages of the proposed method can be produced in a two-step PWM algorithm as follows.
Step 1: Four switching states Step 2: This step selects the switching state 
3) The working area in the hexagonal diagram: It is necessary to determine the working area of a reference vector to satisfy (4) and cover all of the ZCM voltage vectors. For the reference vector, the offset (4) is valid if its limits are defined as:
or in detail:
where MAX and MIN are defined as the maximum and minimum functions of (1), as follows: 
⊕
The inequality on the right side (7) yields:
The inequality on the left side (7) yields:
As a result, the instantaneous phase voltage value of the effective voltage vector for the average ZCM voltage must be set within the limits given by that phase voltage. For example, Based on the above analysis, the proposed PWM method can be implemented. Its block scheme and corresponding algorithm are shown in Figs.4 and 5. A similar PWM scheme without eliminating the common mode voltage was developed in [13] .
An N-to-2-level inverter transformation block appears in the scheme to ease the two-step algorithm described in section II.A. It defines the nominal modulating signals and the transforming vector. These nominal signals are compared, as shown in Table I , in order to determine the four switching states in a nominal switching state sequence, from which the output voltage vector will be selected. 
1) Description of N-to
The N-to-two-level inverter transformation concentrates consideration to a smaller hexagonal vector diagram. As a result, it helps to ease the selection process. Instead of considering voltage levels compared to the potential "0," it considers voltage levels relative to the vector
is a transforming vector and the first vector in a switching sequence. It is located at the center of the vector diagram of the corresponding virtual two-level inverter. The reference voltages for each of the virtual inverters are defined as nominal references, and they are expressed as follows (see Fig.6 ):
The max, mid, and min functions are defined as the maximum, medium, and minimum values from the three 
The three nominal references (16) 
2) Derivation of the output voltage vector:
From (12)- (15), the function l
Similarly, the extra function e F is defined as follows:
where
The CMV function of a reference voltage vector is defined as the sum of the leg voltage components. From (1)- (4) 
and Table 1 , it can be seen that there are three possible cases that may occur in the reduced CMV PWM method. From these, one switching state from the sequence in Table 1 will be selected to produce the output switching state described in Table 2 . Notice that the condition
does not exist, so it is excluded (see Appendix 1).
The proposed scheme depicted in Figs. 4 and 5 is advantageous due to the following characteristics. (*) Simplicity of implementation: The main operator is making the comparisons, thus there is no need for a coordinate transformation or a look-up table. (**) General applicability: The proposed PWM algorithm is applicable to any number of levels.
3) Examples for 3-level inverters: Example 1:
The PWM control of a three-level NPC inverter (n=3) can be analyzed as a control for one of eight virtual two-level inverters. For each of the virtual two-level inverters, the three phase voltages generated from the switching combinations upon a set of three active DC voltages form a small hexagonal vector Table 1 , the actual switching state produced by a single-state PWM modulator is
III. UNDER-AND OVERMODULATION
In order to set up the operating range of the output voltages and control characteristics, the active voltage for the whole operating range must be determined, including that for overmodulation. This can be done by using principal control between the two limit trajectories [14] .
From the vector diagram, the operating range of the active voltages can be divided into three ranges as follows. 
A. Undermodulation
The leg voltages for a modulation index of m=0.911 can be calculated as:
C. Overmodulation mode 2
The outer trajectory consists of the six discrete vectors located at the pivots of the medium hexagon. The reference 
To attain ZCM, the reference leg voltages X v that correspond to the modulation index m in overmodulation can be expressed as: 
Diagrams of the leg voltages of the five-level inverter for three limit-modulation indexes are shown in Fig. 7 . To have a complete set of limit trajectories, the reference voltages for the zero modulation index, which are equal to the offset function, will be added, and are described as follows:
Deduction of the reference leg voltage for the whole operating range of the output voltage at m=0.955 can be followed in Fig. 8 . These reference voltages are then used to generate the trigger pulse for the switching devices.
IV. HARMONICS AND CONTROL CHARACTERISTICS OF SINGLE-STATE PWM METHOD TO ELIMINATE COMMON MODE VOLTAGE

A. The control characteristics and THD factor
The PWM performance of the single-state PWM method with a reduced common-mode voltage was presented and discussed in [12] . The characteristics of 7-, 9-, 11-and 31-level inverters have been computed and are shown in Fig.  9 . The fundamental frequency used in all of the analysis for this paper is selected as 50 Hz.
The nonlinearity that exists in 7-, 9-, and 11-level inverters is nearly removed in the 31-level inverter, providing approximate linearity for the entire range of modulation indexes from 0.07 to 0.955, including the overmodulation range. The harmonic content also has the advantages of a higher number of levels, as shown in The reduction of the switching loss in the proposed method can be explained by the reference voltage, located in area 7 of Fig. 3b . In the vicinity of sub-area 7, there are the four closest voltage vectors of zero CMV: [2, 1, 0] harmonics are below 5%, and the total harmonic distortion factor (THD) is less than 8%. In order to reduce the THD factor below this limit, the modulation index in an 11-level inverter should be confined to the narrow range of m > 0.84, as deduced from the diagram in Fig. 10 . The double switching pattern of a conventional PWM technique to fully eliminate CMV [6] required twelve switching for each sampling period. In contrast, in the proposed method, a double commutation may occur only if the reference vector moves across the sub-area border. The larger the sub-area, the lower the amount of switching in the fundamental period. This causes a higher THD factor and nonlinearity of the beneficial reduction in switching loss. These characteristics depend on the number of levels of the inverter circuit and the modulation index.
B. The switching losses
For n=31, a step pulse waveform of the output voltage of the proposed PWM method introduces a low amount of switching losses. A high output voltage can approximate a sinusoidal waveform. Under these circumstances, the single-state PWM could be more advantageous than the multi-commutation PWM method [6] , as explained in the following.
In Table III , the THD factor and the amount of switching per fundamental period were computed in order to compare the sinusoidal PWM method (N1, THD1) with the proposed method (N2,THD2) for a 31-level inverter. The reference modulation index is considered as a parameter. The switching frequency is selected as the actual output vector for any reference vector in area 7. In other words, there are no commutations while the reference voltage moves in that sub-area.
SW
f of the sinusoidal PWM technique was selected so that the amount of switching in each fundamental period will be approximately that of the proposed method. For example, at a modulation index m=0.8, the single-state PWM has the same amount of switching losses, but it has a lower THD factor (3.16% versus 3.86%) when compared to the sinusoidal PWM method with a carrier frequency of 1200 Hz. Since the sinusoidal PWM technique is principally better in terms of both the THD factor and the switching losses when compared to the eliminating-CMV PWM technique, a better THD performance is expected from the proposed method [6] than from the considered inverter. For low-level (up to n=5) multilevel inverters, high THD factors and nonlinear control characteristics can prevent the proposed method from being useful in practical applications. However, the single-state CMV-eliminating PWM method for 7-and 9-level inverters has a THD factor that is less than 10% for a modulation index higher than 0.64, as shown in Fig.  10 . One approach that can be usefully considered is a hybrid modulation which combines the single-state PWM method to reduce switching loss in the higher modulation index range with another method to improve the THD factor in the lower modulation index range. In electric motor control, the proposed PWM method can be considered for application in a Direct Torque Control drive system, where a single output voltage vector is produced with an error from the reference. However, these problems are beyond the scope of the current study. 
V. EXPERIMENTAL RESULTS
In order to verify the theoretical analysis, two circuits were built: a five-level cascaded inverter and a 31-level hybrid cascaded inverter. In the cascaded five-level inverter, shown in Fig. 2(b) , each phase consisted of two H-bridge single-phase inverters and was supplied by a 75 VDC source. In the hybrid cascaded 31-level inverter, four single-phase H-bridge inverters were connected in series for each phase. Their related DC voltages were set to 10V, 20V, 40V, or 80V.
The hardware was built using IGBTs FG60N100BNTD H20, and the dead-time was set by the hardware to be 3 µ S.
The driver was designed with a photo-couple PC123. The parameters of the RL load were R=10 Ω and L=30 mH.
The measuring equipment used was a Tektronix TDS2014b. The PWM algorithm was implemented with the use of the control kit, eZdsp TMS320F2812, with CCS studio V3.1 software. The experiments were implemented with an output frequency of 50 Hz.
A. Case of a 5-level inverter
There were five particular reference modulation indexes of 0.25, 0.288, 0.577, 0.75, and 0.763. Their circular trajectories correspond to the curves C1 through C5 in Fig. 11a . All of the voltages that have modulation indexes within close limits have similar waveforms. To demonstrate this, the output voltage m=0.7 is presented in Fig. 12 . Multiple commutations are shown at the top and bottom of the voltage waveform.
This situation occurred only at some angle intervals and for a narrow modulation index range (i.e., between 0.75 and 0.763, as shown in Fig. 11a for a five-level inverter) . This observation can be clarified with use of the phase voltage diagram for m=0.76, shown in Fig. 13 . The reference vector moves across the sectors at A, B, C, and D.
The intersections at these points produce multiple commutations in the A phase and the C phase, as shown in Fig. 11b . The increase in the amount of switching stresses in sector JK caused by inserting the switching state [420] T between the two switching states [321] T P  can be avoided by using a "dropping pulse" technique. If the reference vector moves on curve BC, this trajectory will be replaced with the corresponding straight line BC (Fig. 11c) . For example, the reference vector will be replaced by the reference vector 
B. Case of 31-level inverter
Diagrams of the three-phase currents were generated, and the phase leg and common-mode voltages were measured. The diagrams for the undermodulation mode with m=0. (Fig. 15) , when compared with that of the 5-level inverter (Fig. 12) , shows the benefit of the proposed method for multilevel inverters with a high number of levels. 
VI. CONCLUSIONS
A novel offset-based single-state PWM technique for eliminating common-mode voltage has been presented in this paper. The offset variable can be set to define a virtual two-level inverter with corresponding nominal references in order to obtain a voltage vector with a zero common-mode voltage. The proposed PWM method utilizes the correlation between carrier-based PWM and space vector PWM to select the ZCM voltage vector nearest to the reference.
The proposed method produces an approximate vector and is suitable for applications in high-level inverters. This was demonstrated by the control characteristics and THD diagrams. The theoretical analysis was verified by experimental results for 5-and 31-level cascaded inverters. 
